Sector Signals
Theme

Power Semiconductors

SiC / GaN / IGBT vendor dynamics, supply chain, and procurement risk

Coverage: WaferClear filter
News

onsemi EPP Claims 3–5x Power Density

onsemi's Embedded Power Platform, launched September 16, 2026, uses the silicon wafer as the package substrate and claims 3-5x power density.

News

SiC investment: EU approves EUR 659M, China raises capital

The European Commission approved EUR 659M for four German chip sites on July 14, 2026, including EUR 353M for Element 3-5's SiC epitaxial wafers.

News

Doosan Acquires SK Siltron: SiC Wafer Supply Shift 2026

Doosan acquires 100% of SK Siltron for ~5 trillion KRW. We assess the SiC wafer vertical-integration play despite a 414bn KRW impairment and covenant risk.

News

Wide Bandgap Cost Roadmap: 8-inch SiC & GaN-on-Si (2026)

8-inch SiC wafers and GaN-on-Si epitaxy are reshaping wide-bandgap cost curves. When the gap versus silicon narrows, and the key cost-down factors.

News

Infineon-SK Siltron SiC Wafer Deal Cuts Risk

Infineon signed a multi-year SiC wafer deal with SK Siltron in 2025, securing supply as the SiC wafer chain shifts to long-term contracts.

News

Mitsubishi Electric: 8-inch SiC Substrates with Coherent

Mitsubishi Electric and Coherent agreed to jointly develop 8-inch SiC wafers, a shift from the 150mm standard that changes cost per chip.

News

Renesas: 10-Year SiC Wafer Supply Deal with Wolfspeed

Renesas and Wolfspeed's 10-year SiC wafer agreement shows how supply, wafer quality, and 8-inch migration are becoming strategic assets.

Practical Guide

SiC 8-inch Wafer Supply System

SiC wafers are moving from 150mm to 200mm, but a stable supply chain lags the transition. How to judge the pace from design and procurement.

Practical Guide

SiC Wafer Price Trends and 2026 Outlook

SiC demand grew slower than planned in 2024 and production plans were revised. What that plateau means for wafer prices heading into 2026.

Practical Guide

Navigating SiC Wafer Procurement Risks

SiC wafer supply is the bottleneck after design freeze. Where in the process bottlenecks form, and how to structure procurement risk around them.